| Server IP : 216.250.13.251 / Your IP : 216.73.217.100 Web Server : nginx/1.24.0 System : Linux gunay 6.8.0-134-generic #134-Ubuntu SMP PREEMPT_DYNAMIC Fri Jun 26 18:43:11 UTC 2026 x86_64 User : root ( 0) PHP Version : 7.4.33 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : OFF Directory : /usr/src/linux-headers-6.8.0-138/arch/loongarch/include/asm/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ /* * Cache operations for the cache instruction. * * Copyright (C) 2020-2022 Loongson Technology Corporation Limited */ #ifndef __ASM_CACHEOPS_H #define __ASM_CACHEOPS_H /* * Most cache ops are split into a 3 bit field identifying the cache, and a 2 * bit field identifying the cache operation. */ #define CacheOp_Cache 0x07 #define CacheOp_Op 0x18 #define Cache_LEAF0 0x00 #define Cache_LEAF1 0x01 #define Cache_LEAF2 0x02 #define Cache_LEAF3 0x03 #define Cache_LEAF4 0x04 #define Cache_LEAF5 0x05 #define Index_Invalidate 0x08 #define Index_Writeback_Inv 0x08 #define Hit_Invalidate 0x10 #define Hit_Writeback_Inv 0x10 #define CacheOp_User_Defined 0x18 #define Index_Writeback_Inv_LEAF0 (Cache_LEAF0 | Index_Writeback_Inv) #define Index_Writeback_Inv_LEAF1 (Cache_LEAF1 | Index_Writeback_Inv) #define Index_Writeback_Inv_LEAF2 (Cache_LEAF2 | Index_Writeback_Inv) #define Index_Writeback_Inv_LEAF3 (Cache_LEAF3 | Index_Writeback_Inv) #define Index_Writeback_Inv_LEAF4 (Cache_LEAF4 | Index_Writeback_Inv) #define Index_Writeback_Inv_LEAF5 (Cache_LEAF5 | Index_Writeback_Inv) #define Hit_Writeback_Inv_LEAF0 (Cache_LEAF0 | Hit_Writeback_Inv) #define Hit_Writeback_Inv_LEAF1 (Cache_LEAF1 | Hit_Writeback_Inv) #define Hit_Writeback_Inv_LEAF2 (Cache_LEAF2 | Hit_Writeback_Inv) #define Hit_Writeback_Inv_LEAF3 (Cache_LEAF3 | Hit_Writeback_Inv) #define Hit_Writeback_Inv_LEAF4 (Cache_LEAF4 | Hit_Writeback_Inv) #define Hit_Writeback_Inv_LEAF5 (Cache_LEAF5 | Hit_Writeback_Inv) #endif /* __ASM_CACHEOPS_H */