| Server IP : 216.250.13.251 / Your IP : 216.73.217.100 Web Server : nginx/1.24.0 System : Linux gunay 6.8.0-134-generic #134-Ubuntu SMP PREEMPT_DYNAMIC Fri Jun 26 18:43:11 UTC 2026 x86_64 User : root ( 0) PHP Version : 7.4.33 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : OFF Directory : /lib/modules/6.8.0-138-generic/build/include/dt-bindings/clock/ |
Upload File : |
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ /* * Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved. * Copyright (c) 2023, Linaro Limited */ #ifndef _DT_BINDINGS_CLK_QCOM_GPUCC_SA8775P_H #define _DT_BINDINGS_CLK_QCOM_GPUCC_SA8775P_H /* GPU_CC clocks */ #define GPU_CC_PLL0 0 #define GPU_CC_PLL1 1 #define GPU_CC_AHB_CLK 2 #define GPU_CC_CB_CLK 3 #define GPU_CC_CRC_AHB_CLK 4 #define GPU_CC_CX_FF_CLK 5 #define GPU_CC_CX_GMU_CLK 6 #define GPU_CC_CX_SNOC_DVM_CLK 7 #define GPU_CC_CXO_AON_CLK 8 #define GPU_CC_CXO_CLK 9 #define GPU_CC_DEMET_CLK 10 #define GPU_CC_DEMET_DIV_CLK_SRC 11 #define GPU_CC_FF_CLK_SRC 12 #define GPU_CC_GMU_CLK_SRC 13 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 14 #define GPU_CC_HUB_AHB_DIV_CLK_SRC 15 #define GPU_CC_HUB_AON_CLK 16 #define GPU_CC_HUB_CLK_SRC 17 #define GPU_CC_HUB_CX_INT_CLK 18 #define GPU_CC_HUB_CX_INT_DIV_CLK_SRC 19 #define GPU_CC_MEMNOC_GFX_CLK 20 #define GPU_CC_SLEEP_CLK 21 #define GPU_CC_XO_CLK_SRC 22 /* GPU_CC resets */ #define GPUCC_GPU_CC_ACD_BCR 0 #define GPUCC_GPU_CC_CB_BCR 1 #define GPUCC_GPU_CC_CX_BCR 2 #define GPUCC_GPU_CC_FAST_HUB_BCR 3 #define GPUCC_GPU_CC_FF_BCR 4 #define GPUCC_GPU_CC_GFX3D_AON_BCR 5 #define GPUCC_GPU_CC_GMU_BCR 6 #define GPUCC_GPU_CC_GX_BCR 7 #define GPUCC_GPU_CC_XO_BCR 8 /* GPU_CC power domains */ #define GPU_CC_CX_GDSC 0 #define GPU_CC_GX_GDSC 1 #endif /* _DT_BINDINGS_CLK_QCOM_GPUCC_SA8775P_H */